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Abstract
To fully exploit the HERA-II upgrade, the ZEUS experiment has installed a Mi-
cro Vertex Detector (MVD) using n-type, single-sided, silicon µ-strip sensors with
capacitive charge division. The sensors have a readout pitch of 120 µm, with five
intermediate strips (20 µm strip pitch). The designs of the silicon sensors and of the
test structures used to verify the technological parameters, are presented. Results
on the electrical measurements are discussed. A total of 1123 sensors with three
different geometries have been produced by Hamamatsu Photonics K.K. Irradia-
tion tests with reactor neutrons and 60Co photons have been performed for a small
sample of sensors. The results on neutron irradiation (with a fluence of 1 · 1013 1
MeV equivalent neutrons / cm2) are well described by empirical formulae for bulk
damage. The 60Co photons (with doses up to 2.9 kGy) show the presence of gener-
ation currents in the SiO2-Si interface, a large shift of the flatband voltage and a
decrease of the hole mobility.
Preprint submitted to Elsevier Science 4 December 2002
Introduction
The HERA ep collider underwent a major upgrade [1] during the years 2000-
2001. The aims are to increase the maximum luminosity from 1.5 to 7.5 ·
1031 cm−2 s−1 and to provide longitudinally polarized electrons for the col-
lider experiments H1 and ZEUS, thus giving higher sensitivity to electro-weak
physics and physics beyond the Standard Model. The ZEUS experiment [2]
has been equipped with new forward tracking detectors (in the proton beam
direction), the Straw Tube Tracker (STT) and the Micro Vertex Detector
(MVD). They improve the precision of the existing tracking system, and al-
low the identification of events with secondary vertices produced by the decay
of long-lived states like hadrons with charm or bottom quarks and τ leptons.
The detector acceptance will be enhanced in the forward region, along the
proton beam direction, improving the detection of scattered electrons in neu-
tral current deep inelastic events with very high squared momentum transfer,
Q2. Moreover, it will help in the reconstruction of the interaction vertex in
charged current deep inelastic events at high values of the Bjorken scaling
variables, xBj [3]. The MVD is composed of a barrel (BMVD) and forward
(FMVD) part. The MVD has to fit inside a cylinder of 324 mm diameter de-
fined by the inner wall of the Central Tracking Detector (CTD). The readout
electronics, based on the HELIX 128-v3.0 [4] chip has been mounted inside
the active area, nearby the silicon sensors. For the construction of the BMVD
and FMVD subdetectors 600 and 112 sensors, respectively, were needed; more
details on the MVD design and mechanical structure can be found in [5].
After an introduction to the silicon sensor and the test structures designs, the
paper covers the tests performed to verify the technological parameters [6,7]:
bulk capacitance and depletion voltage, coupling and interstrip capacitance,
leakage current stability, biasing, aluminum and p+ strip resistances, field ca-
pacitor, pmos transistor and gate controlled diode measurements. After a brief
description of the radiation environment at HERA, based on the experience
of the 1992-2000 running period, the irradiation tests are presented: neutron
irradiation, with fluences of 1 · 1013 1 MeV equivalent neutrons/cm2 and 60Co
photons with doses from 50 Gy up to 2.9 kGy. A description of the sensor
parameters affected by hadronic and electromagnetic radiation is given in the
last section of the paper, before summarizing the results of the electrical tests.
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sensor type n-type Si, single sided p+ implants
resistivity 3 < ρ < 8 kΩ·cm
full depletion voltage 40 < Vdep < 100 V
active volume thickness d = 300 µm
readout Al readout strips on p+ strips, AC coupled (SiO2
- Si3N4 double layer)
p+ readout strip pitch 120 µm
p+ readout strip width 14 µm
number of interstrips
between two readout strips
5
p+ interstrip width 12 µm
Al readout strip width 12 µm
backplane thick n+ layer, aluminized
strip biasing poly-Si resistors
number of guard rings 3
Table 1
Parameters of the BMVD and FMVD sensors.
1 Silicon sensor design
The specifications for the silicon sensors, produced by Hamamatsu Photonics
K.K. [8], are summarized in Table 1; the sensors are made of high resistivity
n-type silicon (3 < ρ < 8 kΩ·cm), 300 µm active thickness. One side of
the sensors is covered by 12 µm wide p+ doped strips with a pitch of 20
µm; the backplane of the sensor has a thick n+ layer and is aluminized. The
readout strip pitch is 120 µm: every sixth strip is 14 µm wide, and AC coupled
to a 12 µm wide aluminum readout strip. The coupling capacitance of the
readout strips is achieved with a double layer of SiO2 and Si3N4. A schematic
cross section of the sensor is shown in figure 1. The biasing of the strips
is implemented using poly-Si resistors. As can be seen from figure 1, every
second strip is connected to the ground line (called the biasing ring) on one
side, the remaining strips are connected on the opposite side (not shown in
the figure). The first and last readout strips complete the ring being directly
connected to the biasing ring. Three p+ guard rings surround the biasing ring;
beyond the last guard ring, at the sensor edges, an n+ line is placed to enable
1 now at Network Training and Consulting GmbH, Hamburg, Germany
2 now at INFN Padova, Italy
3 now at Philips Semiconductors GmbH, Hamburg, Germany
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Fig. 1. Cross section of the silicon sensors. All dimensions are in µm.
reverse biasing of the sensor directly from the top. The guard rings surround
the active area. The innermost guard ring carries the currents generated from
defects outside the sensor’s sensitive volume. During detector operation, the
two outmost guard rings will be left floating, while the inner guard ring will
be connected to ground via a resistor, protecting the sensor active area even
in the case of high generation currents from the edge.
Three different sensor geometries have been defined: square sensors for the
BMVD, and two wedge shaped sensors for the FMVD. A picture of one corner
of the BMVD sensor layout is shown in figure 1. The layout for the FMVD
sensors is shown in figure 3.
Table 2 contains the relevant geometrical parameters of the three different
silicon sensors. The FMVD sensors have a trapezoidal shape with the tilted
edges inclined by 13◦ with respect to the height. The p+ strips run parallel
to one tilted side and have a varying strip length: from 5.6 mm for the 1st
strip to 73.3 mm (for strip number 254) for the FMVD-1 and 47.7 mm (for
strip number 153) for the FMVD-2. The active areas of the three sensor types
correspond to 93% of the mechanical area. A probe pad, with an area of
75× 100 µm2 is located close to each poly-Si resistor (see figure 1 and 3). The
BMVD sensors have three rows of bond pads, with a pad area of 75×250 µm2,
located at 8, 10 and 19 mm from one sensor edge. The FMVD sensors have
only one row of bond pads perpendicular to the readout strips and therefore
to one of the tilted edges of the sensor.
Capacitive charge division between the readout strips is used in order to limit
4
Fig. 2. Layout of one corner of the BMVD sensors. (Courtesy of Hamamatsu Pho-
tonics K.K.)
Fig. 3. Layout of one corner of the FMVD sensors. (Courtesy of Hamamatsu Pho-
tonics K.K.)
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type shape dimensions p+ strip length # of
readout
strips
active area
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Table 2
Geometrical parameters of the BMVD and FMVD sensors.
the number of readout channels. By means of capacitive coupling between
strips, the charge collected at intermediate strips induces charges on the read-
out strips which are approximately inversely proportional to the distance be-
tween interpolation and readout strips [9]. Uniformity in charge collection is
achieved by keeping all the strips (readout and intermediate) at the same
potential.
2 Test structures design
Since not all the specifications and technological parameters can be directly
measured on the sensors, special test structures have been designed and pro-
duced on the same wafers as the sensors. With the help of the test structures
it is also possible to repeat measurements after assembly and installation of
the detector, when the silicon sensors are no longer accessible for most of the
electrical measurements. Moreover, measurements that might damage a sen-
sor can be performed on the test structures. A picture of the test structures
layout is shown in figure 4.
6
Fig. 4. Test structures layout.
The following structures are implemented and used for measurements:
• poly-Si resistors. 10 poly-Si resistors on each test field allow direct measure-
ment of the value of the biasing resistors.
• p+ finger-strips. Each of the two finger-strip structures consists of two neigh-
boring p+ strips in a fork-like shape with a total strip length of 53.5 mm.
The p+ strips are covered by aluminum strips of 8 µm width. The two dif-
ferent finger-strip structures have a p+ strip width of 12 µm (W12) and
14 µm (W14). The strip pitch is 20 µm and the gap between the strips is
8 µm (W12) and 6 µm (W14). The p+ and aluminum strips are accessible
with contacts on both sides. The structure has been used to measure the
capacitance and the resistance between neighboring p+ strips, which cannot
be contacted on the sensor. The geometry of the finger-strips is similar to
the strips on the sensor, apart from the width of the aluminum strips (8 µm
instead of 10 µm) and the presence of interstrips on the detectors, which
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are not covered by aluminum strips.
• p+ strips. Two separated p+ strips with 12 µm (W12) and 14 µm (W14) strip
width and a length of 4600 µm each, allow measurement of the resistivity
of the p+ implant for readout (W14) and intermediate (W12) strips.
• Gated diode. The gate controlled diode is a standard component for the
investigation of surface effects on p − n junctions [10]. For the MVD test
structures a design with two gates and one guard ring has been chosen.
In this work it has been used to investigate the surface generation current
before and after 60Co γ−irradiation. Also the flatband voltage has been
determined from the gated diode measurements.
• MOS capacitor. With the MOS capacitor the characteristics of the surface
region can be investigated [10]. Besides the measurement of the oxide thick-
ness it has been used to determine the flatband voltage from which the
amount of positive oxide and interface charges has been calculated.
• PMOS transistor. The PMOS transistor is a surface field-effect transistor.
PMOS transistors with three different width/length ratios have been used
to extract the threshold voltage, which is related to the flatband voltage,
and to determine the mobility of holes in the interface area below the gate
oxide. Also the gated diode has been used as a PMOS transistor.
• Pad diode. In addition to the structures shown in figure 4, a pad diode
consisting of a p+ pad (3.6 mm × 3.6 mm) on top of the silicon bulk and
three guard rings around the active area was used. It allows the study of
the characteristic of the p − n junction with reduced edge effects from the
SiO2 region, compared to the situation on the sensor.
3 Electrical measurements
3.1 Test setup
The main electrical parameters have been measured on a probe station. The
stainless steel chuck, where the device under test (DUT) is held with vac-
uum during the measurement, is connected to a PT100 temperature sensor to
monitor the temperature during the measurements. The temperature sensor
measures with an accuracy of about 0.5◦C at room temperature. A combined
voltage source and pico-ampere meter Keithley 487 [11] is used to bias the
DUT. The current resolution varies from ≈ 10 fA, for currents in the nA range,
to 10 nA for currents in the 2 mA range. For capacitance/voltage (C/V) and
impedance measurements, a Hewlett Packard 4263A LCR meter [12] is used;
possible measurement frequencies are f = 120 Hz, 1 kHz, 10 kHz and 100
kHz. The resolution is 1 fF at f = 10 kHz. Another LCR meter, the Hewlett
Packard 4192A, was used for investigating frequency dependencies in detail.
It can measure over a continuous frequency range from 5 Hz to 13 MHz. The
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Fig. 5. a): distribution of depletion voltages for BMVD sensors. b): depletion volt-
ages for the FMVD sensors.
resolution is 10 fF at f=10 kHz.
All the measured currents have been scaled to T = 293 K according to the
equation
I(T = 293) = IT
(
293
T
)2
exp
(
Eg
2
1
k
(
1
T
− 1
293
))
which corrects for the temperature dependence of bulk generation currents [13].
Eg is the effective energy gap at T = 293 K, Eg = 1.12 eV, and k is the
Boltzmann constant. For T = 293 K, the change in current is about 8%/K.
For surface generation currents the formula above can be used after replac-
ing (293/T )2 with (293/T )3 [13]. The difference of the corrections given by
the two formulas is negligible in the temperature range of our measurements:
291 < T < 297 K.
3.2 Depletion voltage
The impact of the depletion voltage Vdep on the sensor performance can be
summarized as follows:
• Sensors operated above full depletion achieve an optimal resolution and
charge collection efficiency: high depletion voltages lead to high electric
fields in the sensor, decreasing the charge collection time.
• Large electric fields may cause local avalanche breakdown in critical regions
(i.e. at the p+ - Si - SiO2 interface), resulting in an increase of the leakage
current or unstable behavior.
• A combination of high leakage currents and high depletion voltages increases
the power consumption in the sensor. Increase in temperature will raise the
current, resulting in additional noise and possibly unstable behavior.
• Hadronic radiation will decrease the depletion voltage until type inversion
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Fig. 6. Simplified schematic of the sensors capacitance network.
occurs. Sensors with high depletion voltage will reach type inversion at
higher fluences.
Based on the previous arguments, and on the availability of detector-grade
silicon, an initial value 40 < Vdep < 100 V, corresponding to 8 > ρ > 3 kΩ·cm,
was specified. C/V measurements have been performed on the sensor to extract
the depletion voltage: with the first guard ring grounded, the bias voltage was
applied between the sensor backplane and the biasing ring. The distribution of
the depletion voltages of the sensors, extracted from the C/V characteristics
measured for each sensor delivered by the manufacturer, is given in figure 5.
Plot (a) shows the values for the BMVD sensors: four groups of sensors are
observed, in the region 40 < Vdep < 93 V, corresponding to a resistivity
7.9 > ρ > 3.4 kΩ·cm. Plot (b), obtained for the FMVD sensors, reveals similar
properties of the material used. All values are within required specifications;
the structure reflects the fact that the sensors are delivered in batches.
For 25% of the sensors a C/V measurement was performed after delivery: the
agreement on Vdep with the manufacturer values is better than 1 V.
The average value for the minimum capacitance Cdep = 1357.0±0.3 pF (1 kHz
measurement frequency), is in good agreement with a geometric capacitance
Cgeom = ǫ0ǫSi × A/d = 1354 pF, where A = 6.17× 6.25 cm2 and d = 300 µm
denote the effective area and thickness of the sensor, respectively.
From the total capacitance an estimate of Cb = 0.07 pF/cm for the single strip
to backplane capacitance is obtained. Figure 6 shows a simplified scheme of
the capacitance network of the sensor.
From the measured spread of 4 pF for Cdep, assuming the same active area for
all sensors, we conclude that the variation of the effective sensor thickness is
less than 1%.
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Fig. 7. Fingerstrip structure. Each element consists of two neighboring p+ strips in
a fork-like shape, with 12 fingers. Both AC and DC contacts are available. The total
strip length is 5.4 cm. For figure (b), all dimensions are given in micrometers.
3.3 Interstrip capacitance
The interstrip capacitance was measured on the finger-strip test structures.
Figure 7 (a) shows a schematic drawing of the fingerstrip: a direct contact to
the p+ implant (DC) and a contact to the aluminum strip (AC), on both sides
of the structure, allow one to measure the interstrip capacitance between the
strips. A 3D view of two neighboring p+ strips is given in figure 7 (b). By
measuring the capacitance between all combinations of the four probe pads
(AC and DC) it is possible to extract the capacitance between two p+ strips
and estimate the effect of the next neighbors and the couplings Al-Al and
Al-p+.
The capacitance measurements have been performed using the HP4263A with
a frequency of 10 kHz. The capacitance between neighboring p+-strips for
12 µm and 14 µm wide implants are Ci(W12) = 0.93 pF/cm and Ci(W14) =
1.21 pF/cm, respectively. The capacitance between a readout strip (14 µm
wide) and the next strip (12 µm) has been estimated as the mean value of
Ci(W12) and Ci(W14): Cpp = 1.07 pF/cm.
The capacitance between aluminum strips, Caa, on the finger-strips and the ca-
pacitance between neighboring aluminum and p+ strips, Cap, are: Caa(W12) =
0.017 pF/cm, Caa(W14) = 0.017 pF/cm and Cap(W12) = 0.028 pF/cm,
Cap(W14) = 0.023 pF/cm, in very good agreement with a SPICE simula-
tion [7].
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Fig. 8. Coupling capacitance, for the FMVD1 sensors, as a function of strip length.
3.4 Coupling capacitance and quality of coupling oxide
The p+ readout strips are AC coupled to the input channels of the front-
end electronics preamplifiers. The HELIX-128 input capacitance is a sum of
the sensors coupling capacitance, Cc, and the effective input capacitance of
the preamplifier, Cpre. The input capacitance has to be large compared to the
sensor interstrip and backplane capacitances. This minimizes the signal loss to
the sensor backplane and to the neighboring channels which would deteriorate
the resolution and the charge collection efficiency. The coupling capacitance
Cc is formed by a double layer of SiO2 and Si3N4 between the p
+ and the Al
strips; its value depends on the area of the p+- and readout-strips and the
thickness of the double layer. Cc has been specified Cc > 20 pF/cm, which is
sufficiently large compared to the backplane capacitance, Cb = 0.07 pF/cm
and the interstrip capacitances Ci ≈ 1 pF/cm. Measurements of Cc, in series
with the biasing resistor, have been performed directly on the sensors; a direct
measurement between the Al strip and the p+ implant has been done on the
single strips on the test-structures. Typical measured values, Cc = 26 pF/cm,
are within the specification.
The manufacturer provided, for each batch of sensors and test structures, a
measurement of the coupling capacitance (measured at 10 kHz). These values
vary between Cc = 26 pF/cm and Cc = 28 pF/cm for the complete production
period (1123 sensors).
Figure 8 shows a measurement of the coupling capacitance Cc for an FMVD1
sensor as a function of the strip length. The pad capacitance Cpad, which
contributes as an offset to the measured capacitance, can be extracted as
the intercept of the data fitted with a line. The estimated value is Cpad =
4.78 ± 0.04 pF [7], while from geometrical considerations the expected pad
capacitance is Cpad = 4.74 pF. The slope of the fit gives the measured coupling
12
Fig. 9. Example of destructive measurement for the coupling capacitor Vcc.
capacitance, Cc = 25.82± 0.03 pF/cm.
Pinholes in the SiO2 layer can introduce a DC connection between the implant
and the aluminum readout strip: the sensor leakage current will flow directly
into the charge amplifier and may saturate it. The double layer technology
has been chosen to combine the advantages of both isolation materials: large
resistivity for the SiO2 and the negligible number of expected pinholes in the
Si3N4. The quality of the coupling layer has been specified with the maxi-
mal leakage current Icc through the coupling capacitor Cc Icc < 100 pA at
Vcc = 60 V, where Vcc is the voltage difference between implant and readout
strips. Measurements of Icc and of the breakdown voltage, Vbd, have been per-
formed directly on the sensor, applying a voltage between the biasing line and
single readout strips. For all measured prototype sensors the specifications
were fulfilled with Icc < 20 pA at Vcc = 60 V. The plot of figure 9 shows an
example of a destructive Icc measurement: the breakdown voltage Vbd is found
to be around 120 V, while Icc is well below the specified value of 20 pA up to
Vcc = 110 V .
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Fig. 10. Distribution of the sensors bias current, with the first guard ring grounded,
for Vbias = 200 V.
3.5 Total leakage current
The sensor leakage current through the p+ strips affects the sensor perfor-
mance mainly as a source of noise for the preamplifier input. For a CR-RC
pulse-form shaper, used in the HELIX-128 [4] readout chip, the noise level in
terms of the Equivalent Noise Charge (ENC) increases with the square-root
of the leakage current: ENCI = (1/2
√
IStp/q0) e
−, where IS is the single strip
leakage current, tp is the peaking time of the signal shaper (tp ≈ 60 ns for
the HELIX chip) and q0 is the elementary charge. Due to the large number
of readout strips, a high value of the sensor leakage current of for instance
I = 200µA, uniformly distributed over the sensor volume, yields a noise con-
tribution ENCI = 200 e
−, which is a small fraction of the signal of a Minimum
Ionizing Particle (MIP) of 25000 e−.
The limiting factor for the leakage current is the chosen biasing scheme with
protection resistors, which will reduce the voltage on the sensors in case of
high currents.
For the sensor specifications a maximum value of the leakage current Imax =
2µA at a bias voltage Vbias = 200 V has been chosen. The manufacturer has
provided, for each sensor, two current/voltage (I/V) characteristics (from 0 to
200 V), measuring:
• the sensor leakage current flowing through the biasing ring, with first guard
ring grounded;
• the first guard ring current, with biasing ring grounded.
A distribution of the leakage currents at Vbias = 200 V, is shown in figure 10
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Fig. 11. Typical leakage current characteristics as a function of the sensor reverse
bias voltage. (a): biasing ring currents. (b): guard ring currents.
for the BMVD and FMVD sensor, respectively. The currents, which have
been normalized to the active area for direct comparison, are small, I200 <
1 nA/cm2.
Two examples of I/V characteristics are shown in figure 11 for the biasing and
first guard ring currents, respectively. The two curves correspond to sensors
with the same depletion voltages, Vdep = 48 V. The biasing ring characteristics
(figure 11 (a)) shows that the leakage current reaches between 60% and 90%
of the maximum value already within the first 3 V; afterwards the current
continues to increase slightly even after Vdep is reached. This behavior shows
a significant contribution from generation currents at the Si-SiO2 interface;
as soon as this interface becomes part of the depleted volume it contributes
to the sensor leakage current. The bulk generation currents, which have a
behavior proportional to
√
V , show a small (full dots curve) or even negligible
contribution (open dots curve) to the total leakage current of figure 11 (a).
The guard ring current is shown in figure 11 (b); it is typically about 6%
and always below 10% of the total leakage current. The guard ring structure
becomes very important in the case of type inversion, when the depletion layer
starts growing from the sensor backside, leading to a larger lateral extension
of the depletion zone [14].
The total leakage current has to be limited and stable during the long-term
operation in the ZEUS environment, in order to ensure a proper functioning
of the sensor system with respect to the cooling system and the design of the
power supplies. High and unstable leakage currents can also indicate problems
of the manufacturing technology. Therefore a long term test of the sensor
currents has been performed for all sensors. The sensors were biased at 200
V and the current flowing through the biasing ring (with all the guard rings
floating) was measured for a period of at least 24 hours. A scatter plot of
the start (Istart) and end currents (Iend) is shown in figure 12 for the BMVD
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Fig. 12. Sensor long term current stability. The start and end currents are shown for
all the tested diodes. The vertical and horizontal lines at 2 µA show the specification
boundaries.
sensors: the great majority of the sensors show a stable behavior; only for 2
out of the 748 tested sensors a fast increase of the current is seen with an end
value of several µA above the specified value of 2µA.
Similar results have been obtained for the FMVD sensors.
3.6 Biasing resistance
Each p+ strip on the sensor is connected to the biasing ring through a poly-Si
resistor. The purpose of these resistors is to keep all the strips at the same
potential without losing signal charge to the biasing ring. The biasing resis-
tors are sources for parallel thermal noise at the preamplifier inputs of the
readout channels. A high value for the biasing resistors is thus desirable for a
small noise in the readout channels. Large differences in the resistance values
between neighboring strips could (for large dark currents) result in a spread
of the strip potentials. This would cause a distortion of the electric field below
the strips and distort the position measurement. The specified range for the
16
Fig. 13. Distribution of the poly-Si resistance measured by the manufacturer with
respect to time of production (i.e. batch number). The three curves indicate the
minimum (dotted), the average (solid) and the maximum values (dash-dotted) mea-
sured.
poly-Si resistors is Rpoly−Si = 1.5 ± 0.5 MΩ. Since on the sensor the poly-Si
resistors are not accessible with a direct DC contact, 10 poly-Si resistors have
been produced on each test-structure with probing-contacts on both sides.
Figure 13 shows the value of the poly-Si resistor as a function of the production
time, as provided by the manufacturer. The average measured values vary
between 1.3 MΩ and 2.2 MΩ, which is slightly above the specified value, but
does not influence the sensor performances [6].
For a sample of sensors, the values of the poly-Si resistors have been measured
after delivery. The spread of the resistance values within one wafer was always
found below ±0.1 MΩ.
3.7 p+ strip resistance
A small resistance of the p+ implants reduces the charge-spread time constant
of the strips. The number of acceptors in the p+ implant has to be several
orders of magnitude larger than the number of donors in the depletion region
of the sensor; only then do all field lines end in p+ strips. This will be achieved
for standard implantation depths if the p+ resistance is of the order of the
specification value of Rp+ < 150 kΩ/cm. The implant width of the readout-p
+
strips is 14 µm (W14) while the width of the intermediate strips is 12 µm
(W12). Since the resistance of a single p+ strip cannot be measured directly
on the sensors, all measurements have been performed on the test-structures
through an I/V-measurement, applying a DC-voltage between both sides of
the p+ strip and measuring the current flowing through the strip.
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Fig. 14. I/V characteristics between adjacent p+ strips (W12).
For the W14 strips a resistance Rp+,W14 ≈ 90 kΩ/cm has been measured. For
the W12-strips the values were Rp+,W12 ≈ 100 kΩ/cm.
Assuming a depth of the p+ implants of about di = 2 µm [15], the doping
concentration of the p+ implants can be derived from the p+ resistance:
Na =
1
qµhρp+
= 2.9 · 1018 cm−3,
where the p+ resistivity ρp+ = Aprofile ·Rp+ = 24 · 10−3Ω cm, with Aprofile the
cross section perpendicular to the W12 implant length. For the hole mobility
a value µh = 90 cm
2/(V s) for high doping concentration has been used [10].
3.8 Interstrip resistance
The ohmic resistance between two neighboring strips affects the charge division
performance of the sensor. Charges in the SiO2, interface charges and electron
accumulation layers below the oxide may affect the potential between the p+
strips inducing a change in the interstrip resistance.
The measurement of the p+ - p+ I/V characteristic has been performed on
the fingerstrip test structure connecting one DC contact to the voltage gen-
erator and measuring the current flowing through the other DC contact. The
backplane of the structure is connected to an additional power supply.
A set of I/V curves for different backplane voltages is shown in figure 14 for
the W12 structure. Two regions can be distinguished:
• below a threshold voltage, Vth, the interstrip resistance is very high, Ri ≈
18
4100 GΩ · cm;
• after Vth is reached, the slope of the I/V curve changes to values of about
Ri ≈ 1 MΩ · cm.
The threshold voltage at which charge injection leads to a current between
the p+ strips, increases with increasing backplane voltage: from Vth = 5 V at
Vbias = 10 V to Vth = 14 V at Vbias = 200 V. The interstrip resistance for the
W14 structure is Ri ≈ 3700 GΩ· cm.
For a sensor with Vbias = 0, a low resistance Ri ≈ 820 kΩ· cm is observed
around Vp+p+ = 0 V.
3.9 Aluminum strip resistance
The p+ readout strips are covered with a double layer of SiO2 and Si3N4 and
an aluminum layer on top, which allows direct connection to the HELIX-
128 preamplifier. Thanks to Rp+ ≈ 90 kΩ/cm for the p+ strips resistance,
the charge collected during the integration time of the HELIX chip, will not
spread along the p+ strip but remain where the charge is collected at the p+
strip. A large value for the aluminum strip resistance, RAl, would form a low-
pass-filter with the coupling capacitance (double layer of SiO2 and Si3N4), for
particles crossing the sensor far away from the connection to the readout elec-
tronics. The result would be a loss of signal height depending on the position
of the particle along the strip. For the MVD sensors RAl < 20 Ω/cm has been
specified. Measurements performed on the test structure result in values lower
than 20 Ω/cm, which are consistent with those provided by the manufacturer.
3.10 MOS capacitor measurements
Measurements on a MOS capacitor are used to extract the information on the
oxide region and the surface between the p+ strips. A typical C/V charac-
teristic of the MOS capacitor is given in figure 15, with the voltage applied
between the aluminum gate and the backplane. In the accumulation region,
for Vg > −4 V, the positive charges in the oxide and at the Si - SiO2 in-
terface are compensated by electrons accumulating in the bulk close to the
interface. Since the doped bulk is not depleted, the measured capacitance cor-
responds to the capacitance of the oxide, from which the field oxide thickness
tox = ǫ◦ǫSiO2A/Cox = 0.6 µm (with Cox = 31 pF and A = 5 · 10−3 cm2) can
be extracted. As the voltage decreases, the depletion region is reached, where
electrons are repelled in the bulk from a negatively biased gate. A positively
charged zone depleted of free carriers is created below the oxide. Acting as
an insulator the capacitance decreases. The flatband voltage, Vfb, is reached
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Fig. 15. C/V characteristics for non-irradiated MOS capacitor.
when the charges in the oxide and the difference of the work function be-
tween aluminum and silicon (φms = −1V ) are compensated. A more negative
voltage will build up holes below the SiO2 forming an inversion layer. The
measured capacitance corresponds to the series of the oxide and depleted bulk
capacitance C−1inv = C
−1
ox + C
−1
dep.
From the flatband voltage the density of oxide and interface charges can be
extracted: Qox = −(Vfb − φms) · Cox/A. The flatband voltage is determined
as the voltage where the maximum slope of the C/V curve is observed (for
a compilation of different ways to extract the flatband voltage see [16]). A
measured value of Vfb = −8.0 V (see figure 15) corresponds to 3 · 1011 charge
states/cm2.
3.11 Hole mobility in the interface area
The PMOS surface field effect transistors have been used to measure the hole
mobility and to study the effect of irradiation: a decrease of the hole mobil-
ity indicates additional defects at the SiO2 - Si interface. The gate controlled
diode has been used as a PMOS transistor. A circular geometry is preferable
due to reduced edge effects compared to linear geometries for narrow chan-
nels, when the drain and source depletion zones extend into the gate area, with
the effect of lowering the threshold voltage. Figure 16 shows an I/V charac-
teristic for the gate controlled diode used as a PMOS transistor with width
over length, W/L=5.7. For small drain voltages Vd, the transistor operates
in the linear region where the drain-source current is well approximated by
Ids = µh (W/L) (ǫoǫSiO2/tox) Vd · (Vg − Vth) [10]; Vg is the gate voltage. The
threshold voltage Vth is reached when the gate voltage has compensated the
positive charges in the oxide and the work function difference and starts build-
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Fig. 16. I/V characteristics for a PMOS FET with W/L=5.7. The drain-source
current, Ids is shown as a function of the gate voltage Vg. The drain voltage is
Vd = 0.1 V.
ing an inversion layer. From the previous formula, the gate voltage reaches the
threshold voltage when the extrapolated I/V curve, from the linear region, in-
tersect the Ids = 0 line. A threshold voltage Vth = −8.6 ± 0.1 V has been
measured for non-irradiated test structures. Similar values have been mea-
sured on the PMOS FET structures.
The slope of the I/V curve is proportional to the hole mobility, µh. Assuming
an oxide thickness tox = 0.6 µm, as derived from the MOS capacitor measure-
ments, the mobility of the holes below the gate, µh = 215 cm
2/(V s) has been
estimated. Similar values between 220 and 240 cm2/(V s) have been measured
using the linear PMOS transistors.
3.12 Gate controlled diode measurements
The gate controlled diode structure allows a direct measurement of surface and
bulk generation current contributions to the total leakage current. A detailed
description of the gate controlled diode structure can be found in [10]. A
cross section of the gate controlled diode on the test structures is shown in
figure 17 with the connection scheme used for the measurements. The expected
depletion volume is also sketched. The diode leakage current, under reverse
bias, is measured as a function of the gate voltage applied to the aluminum
gate. Figure 18 shows a typical I/V characteristic for a non-irradiated structure
with a bias voltage Vb = 5 V. Accumulation, depletion and inversion regions
can be distinguished clearly: the accumulation plateau is at Vg ≥ −3.5 V, the
depletion zone is in the range −8.5 ≤ Vg ≤ −3.5 V and finally the inversion
plateau is at Vg < −9 V.
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Fig. 17. Cross section of the gate controlled diode ring structure and measurement
connections. The depleted volume in inversion is shown.
Fig. 18. Typical I/V characteristics of the gate controlled diode. The backplane
voltage is Vbias = 5 V.
In the following we focus on the estimate of the surface generation current, Is,
which is given by the current difference of the depletion and inversion plateau.
A value Is = 7 pA can be read from figure 18, which corresponds to 2 nA/cm
2.
The surface recombination velocity S0 is obtained from Is as S0 = Is/(qAsni),
where q is the elementary charge, As is the area of the gate electrode and ni
is the intrinsic charge carrier density in silicon. A value of S0 = 1.5 cm/s is
obtained.
The flatband voltage, Vfb, can be estimated from the I/V characteristic as the
voltage, where the depletion and inversion regions become separated [10]. A
value Vfb = −8.7 V is obtained from figure 18.
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4 Irradiation tests
The main sources of background radiation at HERA are electrons or positrons
from lepton-beam-loss-accidents and direct- and back-scattered synchrotron
radiation. In addition, contributions from charged and neutral hadrons due to
unstable beam conditions are expected. During the years of HERA-I operation
(1992-2000) the experiments accumulated an average dose of 50 Gy/year [17].
To increase the instantaneous luminosity for the HERA-II runs, the separation
of the two beams has been shifted closer to the interaction region. Two super-
conducting magnets have been installed inside the detector, at few meters from
the interaction points to do this. Nevertheless the expected integrated dose
should not change considerably. The beam currents will not change apprecia-
bly and the possible backscattered photons and electrons from synchrotron
radiations should be shielded by means of collimators located inside the beam
pipe 4
Radiation studies on the silicon sensors have been performed assuming a max-
imum dose of 3 kGy, which should be well above the expected integrated dose.
Two different sources have been used for the studies:
• reactor neutrons with energies peaked at 1 MeV and ranging from thermal
energies up to 10 MeV.
• low energy photons (Eγ ≈ 1.2 MeV) from a 60Co source;
4.1 Results on neutron irradiation
The irradiation was performed at the TRIGA MARK II Research Reactor
in Ljubljana, Slovenia. The sensor and the corresponding test structure were
irradiated without bias in a single irradiation step with a fluence φeq = 1 ·1013
1 MeV neutrons /cm−2.
4.1.1 Depletion voltage and capacitances
Hadronic irradiation, in particular low energy and thermal neutrons cause
displacement damage in the silicon lattice of the bulk, resulting in a change of
the effective doping concentration Neff . This mechanism leads to a decrease
in the depletion voltage until type inversion occurs. The bulk damage leads
4 Experience from the first running period of HERA II showed higher levels of
backscattered synchrotron radiations. The bigger part of the radiation collected
came from beam losses in the ZEUS interaction region.
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Fig. 19. C/V characteristics for the neutron irradiated sensor before and after ir-
radiation. The measurement before irradiation and 17 days after irradiation are
performed at 1 kHz. The measurement after 1 day is performed at 10kHz.
to a fluence-proportional increase of the bulk generation current (cf. [18] for
studies on the effect of hadronic irradiation on silicon sensor properties).
The effect of hadronic radiation on the depletion voltage was studied measur-
ing the C/V characteristics before and after irradiation.
The depletion voltage of the sensor was Vdep = 67 V before irradiation. One
day after irradiation it was Vdep = 17 V, after 17 days it had increased to
Vdep = 25 V (see figure 19).
According to the Hamburg model [19,18] for hadronic radiation damage and
annealing, the change in the effective doping concentration can be expressed
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Fig. 20. Interstrip capacitance for neutron, photon and non irradiated sensors.
as function of time t and of the fluence φeq as
∆Neff (φeq, t) = NC(φeq) +NA(φeq, t) +NY (φeq, t),
where NC represents the stable damage, NA the short term annealing and NY
the reverse annealing component.
All parameters are taken at room temperature. The model predicts, for a
sensor irradiated with a fluences φeq = 1 · 1013 1 MeV equivalent n/cm2 and
our initial parameters, a depletion voltage Vdep = 17.6 V after one day and
Vdep = 25 V after 17 days, in good agreement with the measured values.
No change in the interstrip capacitance has been observed, as shown in fig-
ure 20.
4.1.2 Leakage current
An increase of the leakage current was observed; a total current of 600 µA
at 100 V was measured one day after the irradiation with a fluence φeq =
1 · 1013 1 MeV equivalent neutrons/cm2. After 17 days of annealing at room
temperature the measured current was 408 µA, at the same bias voltage. Using
the parametrization described in [18], the predicted values of leakage currents
are 706 µA and 490 µA after 1 day and 17 days of annealing time at room
temperature, respectively.
The I/V characteristics for the neutron irradiated sensor is shown in figure 21
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Fig. 21. Sensor leakage current measured for the neutron irradiated sensor. (a):
before irradiation. (b): 1 day and 17 days after irradiation.
before and after irradiation.
4.2 Results on 60Co γ irradiation
Low energetic γ irradiation mainly causes damage in the SiO2 at the Si-SiO2
interface. The damage is larger if an electric field is present in the SiO2, which
reduces the recombination of electron-ion pairs created by the radiation. A
large increase in leakage current may indicate problems in the Si-SiO2 interface
which is the most sensitive area of the sensor with respect to charge sharing
and charge collection. Possible effects of a radiation induced increase of oxide
charges on the sensor performance are [20]:
• Increase of the interstrip capacitance due to the presence of an electron
accumulation layer between two strips;
• Local reduction of the charge collection of the sensor, caused by non depleted
volumes close to the electron accumulation layer between the strips;
• Electric field increase at the p+-Si-SiO2 interface, which may cause local
avalanche breakdown.
The annealing process has been studied after the exposure to radiation by
means of I/V and C/V measurements on the sensors and corresponding test
structure at different times after the irradiation.
One sensor and the corresponding test structure were irradiated at the Na-
tional Institute of Measurements (Nederlands Meet Instituut) in Utrecht. Us-
ing a 60Co point source, they were irradiated without bias voltage applied.
In two runs, each about 16 hours at constant dose-rate of 62.5 Gy/hour, an
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estimated total dose of 2 kGy was received. With various apertures and col-
limators, a homogenous dose over the sensor and test structure area at a
distance of about 1 m from the source has been obtained.
Another sensor was irradiated at the Hahn-Meitner-Institut in Berlin. During
irradiation it was surrounded by several 60Co sources producing a homogenous
radiation field over the sensor area. The dose-rate was 150 Gy/hour. The
sensor, bonded in a support structure, was kept at a bias voltage of 100 V
during the irradiation. The total dose was 2.9 kGy in seven steps. The photo-
current was measured during irradiation. After each irradiation step an I/V
curve of the total leakage current of the sensor was taken. A non biased test-
structure was irradiated together with the sensor. In a second step eight test
structures were irradiated at the same irradiation facility. Four of them were
biased during irradiation with 100 V applied to the backplane and all contacts
on top grounded. The other four test structures were irradiated floating. The
total dose for two of the biased test structures was 50 Gy. The total dose for
the other six test structures was 2.8 kGy.
4.2.1 Capacitances and leakage currents
The effect of photon irradiation is visible in the change of the interstrip capac-
itance, as seen in figure 20. An increased value of Ci = 1.2 pF/cm is measured
in the finger-strip structure exposed to 2 kGy 60Co photons, while for the
neutron and the non-irradiated sensors, a similar value Ci = 1.0 pF/cm is
extracted.
In case of 60Co γ irradiation, the sensor exposed to a total dose of 2 kGy, in
floating conditions, experienced a leakage current increase from 22 nA (Vbias =
200 V) to 23.4 µA, measured 10 hours after exposure.
For the biased irradiation (2.9 kGy) a larger increase of the leakage current
from 44 nA to 425 µA, has been observed 4.5 hours after the irradiation had
stopped. The plot of figure 22 a shows the I/V characteristics measured during
the irradiation steps, after 5 minutes annealing at room temperature.
In order to determine the annealing behavior at room temperature, the leakage
current has been measured up to 25 days after exposure. After this time, a
decrease by a factor of 3, down to 140 µA, has been observed, as shown in
figure 22 (b). If scaled down linearly to a dose of 2 kGy, this value is a factor of
10 larger than the values for the floating irradiated sensor, which was 12.6 µA
18 days after irradiation.
No change in the depletion voltage has been observed for the 60Co photon
irradiated sensors.
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Fig. 22. Sensor leakage current, measured through the biasing ring, for the γ ir-
radiated sensor with the backplane at Vbias = 100 V. (a): I/V curves after single
irradiation steps; the curves are measured after 5 minutes of annealing at room tem-
perature. (b): I/V curves after a total dose of 2.9kGy. The annealing was performed
at room temperature.
Fig. 23. MOS capacitor C/V measurement after exposure to 50 Gy of 60Co photons.
4.2.2 Surface properties
Since ionizing radiation affects mainly oxide layers and the Si-SiO2 interface,
the large leakage current increase observed after 60Co γ irradiation suggests
that the sensor leakage current may be largely dominated by surface effects.
The irradiation induced oxide charges can be extracted from the flatband
voltage for an irradiated MOS capacitor. As is shown in figure 23, a shifted
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Fig. 24. MOS capacitor C/V measurements after 5 hours of floating 60Co photons
exposure up to 2 kGy. A strong dependence on the measurement frequency can be
noticed between the different curves.
flatband voltage, Vfb = −15 V, (from Vfb = −8 V), has been measured after
50 Gy of 60Co photons, corresponding to an additional charge density Qox =
2.5 · 1011 states/cm2. A much higher shift has been observed for a dose of 2
kGy, Vfb = −60 V, which corresponds to an increase of positive charges of
1.8 · 1012 states/cm2. All quoted results correspond to floating irradiation and
have been extracted from measurements at 1 kHz.
In addition, a strong dependence of the C/V shape and of the flatband voltage
on the measurement frequency has been detected for samples exposed to 60Co
photons, as can be seen from figure 24. The observed frequency dependence
is caused by the response of interface states to the AC signal, which depends
on their position in the band gap. With increasing frequency these interface
traps are unable to follow the AC swing [13].
A change in the hole mobility was observed after irradiation with 2.8 kGy
60Co photons: from µh = 215 cm
2/(V s) to µh = 90 cm
2/(V s).
A shift in the flatband voltage has been observed in the gate controlled
diode I/V characteristics. Figure 25 shows the I/V characteristics of two gate
controlled diodes exposed to 50 Gy and 2.8 kGy, respectively, compared to
the curve of an non irradiated diode. Flatband voltages Vfb ≈ −15 V and
Vfb ≈ −60 V are roughly estimated for the two irradiation doses. The values
correspond to the gate voltages at half of the maximum current value. The
shape of the I/V curves are deformed after irradiation. The deformation is
caused by the radiation induced change in the correlation between gate volt-
age and silicon surface band bending [21]. A strong increase of the surface
current is detected. The surface current after irradiation is estimated as the
difference between the maximum current value and the inversion plateau at
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Fig. 25. Gate controlled diode I/V measurement for three structures: before irradi-
ation (black squares), after 50 Gy of 60Co photons (open dots) and after 2.8 kGy
of 60Co photons (full dots).
Dose (Gy) Vfb(V ) Is (nA/cm
2) S0 cm/s
0 -8.7 2 1.5
50 -15 86 64
2800 -60 2000 1500
Table 3
Flatband voltage, surface current and surface recombination velocity for gate con-
trolled diodes exposed to different 60Co radiation doses.
large negative gate voltages. It increases from 6 pA (2 nA/cm2) for the non
irradiadiated diode to about 300 pA (86 nA/cm2) after 50 Gy. After 2.8 kGy
it is about 7 nA (2 µA/cm2). The results are summarized in table 3, where
flatband voltages, surface currents and surface recombination velocities are
reported.
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5 Summary
The construction phase of the ZEUS Micro Vertex Detector (MVD) has been
completed. The MVD has been successfully installed in the ZEUS detector and
it is ready for the first ep collisions of HERA II. An extensive test program has
been performed to study the characteristics and performance of the sensors.
In the following, a summary of the electrical measurements on prototype and
series production sensors is presented:
• Resistivity of Si-crystals, 3.4 < ρ < 7.9 kΩ·cm, corresponding to depletion
voltages of the sensors 93 > Vdep > 40 V.
• Low leakage currents, typically below 1 nA/cm2.
• The stability of the leakage current has been tested for at least 24 hours at
a bias voltage Vbias = 200 V. The fraction of stable sensors is 99%.
• Coupling capacitance Cc = 26 pF/cm, while the interstrip and backplane
capacitances are Ci = 1 pF/cm and Cb = 0.07 pF/cm, respectively.
• The values of the poly-Si resistors, used to bias the p+ strips, are between
1.3 < Rpoly−Si < 2.2 MΩ; the p
+ and aluminum strip resistances are 90
kΩ/cm (W14), 100 kΩ/cm (W12), and RAl < 20 Ω/cm, respectively.
• The p+ interstrip isolation has been verified and shown high interstrip re-
sistances (≈ 4000 GΩ· cm) up to 10 V interstrip potential difference for a
fully depleted sensor.
• The mobility of holes in the interface has been estimated to be µh =
215 cm2/(V s).
The values of depletion voltage and of leakage current after neutron irradiation
are in agreement with the prediction from the Hamburg model of hadronic ir-
radiation [18,19]. For fluences up to 1 · 1013 1 MeV eq. n/cm2 (much higher
than the hadronic background expected during the MVD lifetime), type in-
version has not occurred and the influence of hadronic irradiation is limited
to a change in the depletion voltage and an increase of the bulk generation
current.
A large increase in the leakage current has been found also for 60Co photon
irradiation. The increase after floating irradiation was a factor of 10 lower
than for the biased irradiation. The increase in leakage current is attributed
to additional generation currents in the SiO2 - Si interface. A large shift in the
flatband voltage has been observed, corresponding to positive charges in the
oxide and interface areas. A decrease in the hole mobility has been measured
using the PMOS transistor.
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